Senior Verification Engineer - High Speed Coherent Interconnect Hub

Responsibilities

• Develop and maintain verification infrastructure, including testbenches, BFMs, checkers, monitors, scoreboards, assertions, and constrained-random stimulus.
• Define, review, and complete verification test plans for coherency protocol, ordering, error handling, performance, and other key IP features.
• Verify protocol compliance and interoperability across complex SoC and multi-chip interfaces.
• Develop and complete performance test plans to validate bandwidth, latency, QoS, and other performance requirements.
• Drive functional and code coverage closure and provide to verification signoff.
• Debug complex RTL and verification issues and work closely with architecture and design teams to drive them to resolution.
• Collaborate with FPGA, emulation, software, and post-silicon teams to support system validation and silicon bring-up.
• What We Need to See
• BS / MS or equivalent experience.
• 3+ years of ASIC verification experience with complex IPs or SoC subsystems.

Languages