Skip to content
ITA Jobs
All vacancies
NVIDIA logo

Senior AI STA Engineer, Sub-chip

NVIDIA

Israel, Yokneam +2 more · On-site · relocationSalary not disclosedfull-timeNVIDIA Careers (offices abroad)

NVIDIA is looking for best-in-class Physical Design Engineers to join our outstanding Networking Silicon engineering team, developing the industry's best high-speed communication devices, delivering the highest throughput and lowest latency! Come and take a part in designing our groundbreaking and innovating chips, enjoy working in a meaningful, growing and highly professional environment where you make a significant impact in a technology-focused company.

Responsibilities

  • Perform advanced AI Static Timing Analysis (STA) for complex chiplet and full chip level.
  • AI use for timing optimization and data analysis in STA and PnR.
  • Running and build STA tools for anlyaze and debug timing.
  • Use traditional STA tools like Prime Time, review and debug timing paths, understand constraints, sdc generation, timing ecos generation.
  • Identify convergence risks and work closely with physical design, RTL and DFT teams, ensuring convergence throughout various project stages.
  • Responsible for a full timing closer and quality approval from pre-layout STA model through signoff.
  • What we need to see
  • B.SC./ M.SC. in Electrical Engineering.
  • At least 5+ years of hands-on STA experience.
  • Experience in Prime Time and signoff methodologies.

Languages

    Work format
    On-site
    Seniority
    Senior
    Posted
    18 Sept 2026
    Last verified
    In the last 5 days

    Similar roles

    Keep looking